Part Number Hot Search : 
FQP55N10 TEA1066T PS25405B 4YRUZ 476M0 EMI2124 1N457TR 4361F
Product Description
Full Text Search
 

To Download WED8L24258V15BC Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 WED8L24258V
Asynchronous SRAM, 3.3V, 256Kx24
FEATURES
n 256Kx24 bit CMOS Static n Random Access Memory Array Fast Access Times: 10, 12, and 15ns Master Output Enable and Write Control Three Chip Enables for Byte Control TTL Compatible Inputs and Outputs Fully Static, No Clocks n Surface Mount Package 119 Lead BGA (JEDEC MO-163), No. 391 Small Footprint, 14mmx22mm Multiple Ground Pins for Maximum Noise Immunity n Single +3.3V (5%) Supply Operation n DSP Memory Solution Motorola DSP5630x Analog Devices SHARCTM The JEDEC Standard 119 lead BGA provides a 69% space savings over using six 256Kx4, 300 mil wide SOJs and the BGA package has a maximum height of 110 mils compared to 148 mils for the SOJ packages. The BGA package also allows the use of the same manufacturing and inspection techniques as the Motorola DSP, which is also in a BGA package.
DESCRIPTION
The WED8L24258VxxBC is a 3.3V, twelve megabit SRAM constructed with three 256Kx8 die mounted on a multi-layer laminate substrate. With 10 to 15ns access times, x24 width and a 3.3V operating voltage, the WED8L24258V is ideal for creating a single chip memory solution for the Motorola DSP5630x or a two chip solution for the Analog Devices SHARCTM DSP. The single or dual chip memory solutions offer improved system performance by reducing the length of board traces and the number of board connections compared to using multiple monolithic devices.
FIG. 1
1 A B C D E F G H J K L M N P R T U NC NC I/012 I/013 I/014 I/015 I/016 I/017 NC I/018 I/019 I/020 I/021 I/022 I/023 NC NC
PIN CONFIGURATION
PIN SYMBOLS
2 AO A5 NC VCC GND VCC GND VCC GND VCC GND VCC GND VCC NC A9 A13 3 A1 A6 E2 GND VCC GND VCC GND VCC GND VCC GND VCC GND NC A10 A14 4 A2 E0 NC GND GND GND GND GND GND GND GND GND GND GND NC W G 5 A3 A7 E3 GND VCC GND VCC GND VCC GND VCC GND VCC GND NC A11 A15 6 A4 A8 NC VCC GND VCC GND VCC GND VCC GND VCC GND VCC A17 A12 A16 7 NC NC I/00 I/01 I/02 I/03 I/04 I/05 NC I/06 I/07 I/08 I/09 I/010 I/011 NC NC
A0-17 E W G DQ0-23 VCC GND NC
PIN NAMES
Address Inputs Chip Enable Master Write Enable Master Output Enable Common Data Input/Output Power (3.3V 5%) Ground No Connection
BLOCK DIAGRAM
A0-A17 G W E0 E2 E3
18
256K x 24 Memory Array
DQ0-7 DQ8-15 DQ16-23
July 2002 Rev. 0A ECO #15432
1
White Electronic Designs Corporation (508) 366-5151 www.whiteedc.com
WED8L24258V
ABSOLUTE MAXIMUM RATINGS Voltage on any pin relative to VSS Operating Temperature TA (Ambient) Commercial Industrial Storage Temperature Power Dissipation Output Current. -0.5V to 4.6V 0C to + 70C -40C to +85C -55C to +125C 1.5 Watts 50 mA RECOMMENDED DC OPERATING CONDITIONS Parameter Supply Voltage Supply Voltage Input High Voltage Input Low Voltage Sym VCC VSS VIH VIL Min 3.135 0 2.2 -0.3 Typ Max Units 3.3 3.465 V 0 0 V -- VCC+0.3 V -0.8 V
*Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
FIG. 2
Q Z0 == 50 Z0 50 65 pF
FIG. 3
VCC 319
RL = 50
DOUT
353
AC TEST CONDITIONS
VL = 1.5V
5 pF
Input Pulse Levels Input Rise and Fall Times Input and Output Timing Levels Output Load
NOTE: For TEHQZ,TGHQZ and TWLQZ, Figure 3
VSS to 3.0V 5ns 1.5V Figure 2
DC ELECTRICAL CHARACTERISTICS Parameter Operating Power Supply Current Standby (TTL) Supply Current Full Standby CMOS Supply Current Input Leakage Current Output Leakage Current Output High Volltage Output Low Voltage Sym ICC1 ICC2 ICC3 ILI ILO VOH VOL Conditions W= VIL, II/O = 0mA, Min Cycle E > VIH, VIN < VIL or VIN > VIH, f=OMHz E > VCC-0.2V VIN > VCC-0.2V or VIN < 0.2V VIN = 0V to VCC V I/O = 0V to VCC IOH = -4.0mA IOL = 4.0mA Min 10ns 500 150 90 10 10 0.4 Max 12-15ns 480 150 90 10 10 0.4 Units mA mA mA A A V V
2.4
TRUTH TABLE G X H L L L L X X X X E0 H L L L H H L L H H E2 H L L H L H L H L H E3 H L L H H L L H H L W X H H H H H L L L L Mode Standby Output Deselect Read (24 bit) Read Read Read Write (24 bit) Write Write Write Output Power High Z ICC2,ICC3 High Z ICC1 DOUT ICC1 DQ0-7 ICC1 DQ8-15 ICC1 DQ16-23 ICC1 DIN ICC1 DQ0-7 ICC1 DQ8-15 ICC1 DQ16-23 ICC1
2
CAPACITANCE (f=1.0MHz, VIN=VCC or VSS) Parameter Address Lines Data Lines Write & Output Enable Lines Chip Enable Lines Sym CA CD/Q W, G EO, E2, E3 Max 8 10 8 8 Unit pF pF pF pF
These parameters are sampled, not 100% tested.
White Electronic Designs Corporation (508) 366-5151 www.whiteedc.com
July 2002 Rev. 0A ECO #15432
WED8L24258V
AC CHARACTERISTICS READ CYCLE Parameter Read Cycle Time Address Access Time Chip Enable Access Time Chip Enable to Output in Low Z (1) Chip Disable to Output in High Z (1) Output Hold from Address Change Output Enable to Output Valid Output Enable to Output in Low Z (1) Output Disable to Output in High Z(1)
NOTE 1: Parameter is guaranteed, but not tested.
Symbol JEDEC Alt. TAVAV TRC TAVQV TAA TELQV TACS TELQX TCLZ TEHQZ TCHZ TAVQX TOH TGLQV TOE TGLQX TOLZ TGHQZ TOHZ
10ns Min Max 10 10 10 3 5 3 5 0 5
12ns Min Max 12 12 12 3 6 3 6 0 6
15ns Min Max 15 15 15 3 7 3 7 0 7
Units ns ns ns ns ns ns ns ns ns
FIG. 4
READ CYCLE 1 - W HIGH, G, E LOW
tAVAV
A
ADDRESS 1 ADDRESS 2
tAVQV
Q
tAVQX
DATA 1 DATA 2
FIG. 5
READ CYCLE 2 - W HIGH
tAVAV
A
tAVQV
E
tELQV tELQX
G
tEHQZ
tGLQV tGLQX
Q
tGHQZ
July 2002 Rev. 0A ECO #15432
3
White Electronic Designs Corporation (508) 366-5151 www.whiteedc.com
WED8L24258V
AC CHARACTERISTICS WRITE CYCLE Symbol JEDEC Alt. TAVAV TWC TELWH TCW TELEH TCW Address Setup Time TAVWL TAS TAVEL TAS Address Valid to End of Write TAVWH TAW TAVEH TAW Write Pulse Width TWLWH TWP TWLEH TWP Write Recovery Time TWHAX TWR TEHAX TWR Data Hold Time TWHDX TDH TEHDX TDH Write to Output in High Z (1) TWLQZ TWHZ Data to Write Time TDVWH TDW TDVEH TDW Output Active from End of Write (1) TWHQX TWLZ Parameter Write Cycle Time Chip Enable to End of Write
NOTE 1: Parameter is guaranteed, but not tested.
10ns Min Max 10 8 8 0 0 8 8 8 8 0 0 0 0 0 5 6 6 3
12ns Min Max 12 9 9 0 0 9 9 10 10 0 0 0 0 0 6 6 6 3
15ns Min Max 15 9 9 0 0 10 10 11 11 0 0 0 0 0 7 7 7 3
Units ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns
FIG. 6
WRITE CYCLE 1 - W CONTROLLED
tAVAV
A
tAVWH tELWH
E
tWHAX
tAVWL
W
tWLWH tDVWH tWHDX
D
DATA VALID
tWLQZ
Q
HIGH Z
tWHQX
White Electronic Designs Corporation (508) 366-5151 www.whiteedc.com
4
July 2002 Rev. 0A ECO #15432
WED8L24258V
FIG. 7
WRITE CYCLE 2 - E CONTROLLED
tAVAV
A
tAVEH tELEH
E
tEHAX
tAVEL
W
tWLEH tDVEH tEHDX
D Q
HIGH Z
DATA VALID
ORDERING INFORMATION
Commercial (0C to +70C) Part Number WED8L24258V10BC WED8L24258V12BC WED8L24258V15BC Speed (ns) 10 12 15 Package No. 391 391 391 Industrial (-40C to +85C) Part Number WED8L24258V12BI WED8L24258V15BI Speed (ns) 12 15 Package No. 391 391
PACKAGE NO. 391 119 LEAD BGA JEDEC MO-163
7.62 (0.300) TYP
A B C D E F G
0.110 MAX R 1.52 (0.062) MAX (4x)
A1 CORNER
14.00 (0.551) TYP
1.27 (0.050) TYP 22.00 (0.866) TYP
20.32 (0.800) TYP
H J K L M N P R T U
1.27 (0.050) TYP
0.711 (0.028) MAX
ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES
July 2002 Rev. 0A ECO #15432
5
White Electronic Designs Corporation (508) 366-5151 www.whiteedc.com


▲Up To Search▲   

 
Price & Availability of WED8L24258V15BC

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X